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Abstract 
      A novel histogram generation hardware architecture, which can develop histogram for all types of grayscale images of size
(256 x 256), is presented in this paper. The histogram produced from the proposed hardware gives exactly the same information 
as obtained from a histogram plot using simulation tool like Matlab with 100 percent accuracy. Hardware realization of the 
architecture makes it suitable for generating real-time histogram in medical and military applications which is practically difficult 
in software based implementations. Experimental results shows that the frequency of operation of the proposed architecture is 
very high both for Field Programmable Gate Array (FPGA) as well as for Programmable SoC (PSoC) based implementation. To 
the best of our knowledge, this is the first hardware implementation for grayscale image histogram generator for the selected 
histogram generation algorithm mentioned in this paper. 
© 2016 The Authors. Published by Elsevier B.V. 
Peer-review under responsibility of the Organizing Committee of ICACC 2016. 
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1. Introduction 
A histogram is a two-dimensional plot with the number of gray level values plotted along x-axis and the 
frequency of pixels along y-axis. A standard grayscale image is specified by 8 bits per pixel and its histogram 
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contains 256 gray levels. The horizontal axis of the histogram plot representing the different gray levels is 
subdivided into a number of slots known as bins.  
Histograms have a wide range of applications. They give a good idea of the brightness and contrast quality of an 
image. They also find application in image segmentation1. An application of histogram in detecting driver 
distraction is given2. Histograms are also used in categorization of number plates3. The idea of applying histograms 
in monitoring performance of optical channels is proposed in literature4. Histograms are also used in wideband 
applications5. Another use of histogram in flaw detection is also proposed in literature6. Histogram based image 
filtering is also described7. Although histograms have been used in these1, 2, 3, 4, 5, 6, 7 applications using software, very 
little has been done in the field of developing dedicated hardware for histogram generation. In this paper, this 
particular issue of development of histogram architecture has been addressed. In general, image histograms are 
plotted using simulation tools like Matlab but realizing the architecture for generation of histograms is not feasible 
using Matlab. 
 In this paper, a new technique is proposed for architectural realization of development of grayscale image 
histograms. To the best of our knowledge, this is the first hardware architecture proposed for grayscale image 
histogram generation for the algorithm proposed in current literature8. Hence comparative results and analysis with 
similar architectures could not be included in this work.  
The rest of the paper is organized as follows. The proposed architecture is introduced and explained in Section 2. 
Experimental results and analysis are given in Section 3. Applicability of the architecture is depicted in Section 4. 
Conclusions with future scopes are mentioned in Section 5 followed by References. 
2. Proposed Architecture 
This architecture is applicable for any grayscale image of size (256 x 256) and has already been tested for several 
such test images as shown in Section 3.  
2.1. Functional Blocks for Developing Histogram 
The architecture used for generating the histogram of various test images can be summarized by the block 
diagram shown in Fig. 1. The architecture mainly consist of two sections i.e. one for generating the histogram from 
the image and the other for displaying the histogram. There is an Operation Selector Block to choose between the 
two operations of storing and displaying. The image is initially stored in a (216 x 8-bit) ROM. After that, the 
Histogram Generator Block is present consisting of a decoder and an array of counters for storing different gray  
Fig. 1. Functional block diagram of the proposed architecture for development of histogram showing various blocks used for the purpose. 
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level information. The Pixel Incremental Block increments the pixel value and the storing operation is repeated for 
the remaining pixels. After the storing operation is complete, the display operation is carried out. At first a suitable 
timing logic is generated. The Gray Level Comparison Block keeps account of the gray levels for histogram display. 
Then the histogram display operation is performed with the help of the stored values in the Histogram Generator 
Block. The Gray Level Incremental Block increments the gray level value and the display operation is repeated for 
the remaining gray levels.
2.2. Detailed VLSI Architecture for Developing Histogram 
A detailed architecture illustrating the functions of each block is shown in Fig. 2. Multiple data / address lines are 
shown by slash symbols beside which the corresponding numbers are given which indicate the number of bits.  
(A) Operation Selector Block: The variable pixcount representing the number of pixels in the image is 
initialized to ‘0’ and is compared with “65536”. A ‘0’ value indicates that pixcount is less than “65536” and hence 
the storing operation will be carried out. The multiple AND block performs AND operation of the 16-bit 1’s, 
pixcount value after a delay of (t1) and the inverted value of comparator output i.e. ‘1’. The delay (t1) represents the 
time required to perform the selection operation. The 16-bit AND output provides the address location for the pixels 
in the ROM where the image pixels are stored. The 8-bit pixel value corresponding to the 16-bit location is stored in 
a register (Register 3). This operation is performed by a (16 x 65536) decoder with 8 associated OR-planes.  
(B) Histogram Generator Block: The 8-bit pixel value acts as input to the (8 x 256) decoder of the Histogram 
Generator Block. Based on the value of the input, one of the 256 output lines of the decoder is activated. The 256 
output lines of the decoder are used to select the specific counter for storing the histogram values. The OR-plane 
consisting of a single OR gate propagates the logic output value as one of the inputs to the AND gate with clock as 
the other input. Here the clock input to each of the counters is generated by the combination of clock signal and OR 
gate output. Each of the AND gate outputs acts as input to the (MOD-65536) counters. The AND gate output 
ensures that the effective clock input to the selected counter is high only when desired. On receiving a high clock 
input, the corresponding counter gets incremented by ‘1’. Based on the decoder output, the value of one of the 
counters is incremented by ‘1’. It indicates that the amplitude of a particular gray level is incremented by ‘1’. 
(C) Pixel Incremental Block: Now, the Pixel Incremental Block will operate. It consists of a 17-bit parallel 
binary adder that increments the pixel count by 1 after a delay of (t2). The delay (t2) represents the combined delay 
of the Operation Selector Block, (216 x 8-bit) ROM Block and the Histogram Generator Block. The entire operation 
is then repeated for the next pixel stored in ROM. In this way, all the “65536” pixels are mapped to specific gray 
level values represented by the 256 counters. The counters store the peak amplitudes of the gray level values after 
this operation. After mapping all the pixels to the corresponding counters, the pixcount variable contains the value 
“65536” and the comparator output is ‘1’. So the display operation will be carried out.  
(D) Timing Logic Block: At first there is a Timing Logic Block for generating the clock event on which the 
display operation will execute. Whenever the clock is high i.e. logic ‘1’, the comparator output is ‘1’ and subsequent 
display operations will be carried out. When the comparator output is ‘0’, no operation is performed.      
(E) Gray Level Comparison Block: The Gray Level Comparison Block starts with initializing the variable 
graycount to ‘0’ which is then compared with 256. A ‘0’ value indicates that graycount is less than 256 and hence 
the histogram display operation will be carried out.  
(F) Histogram Display Block: The comparator output is OR-ed with the 16-bit value stored in counter ‘0’ of the 
Histogram Generator Block and the result is stored in a register (Register 6). The register content displays the peak 
amplitude of gray level ‘0’ in the first clock period. 
(G) Gray Level Incremental Block: Now, the Gray level Incremental Block will operate. It consists of a 9-bit 
parallel binary adder that increments the gray level count by ‘1’ after a delay of (t3) and the next value in counter ‘1’ 
is stored in the register (Register 6) after a delay of ‘1’ clock cycle i.e. in the second clock cycle. The delay (t3)
represents the combined delay of the Gray Level Comparison Block and the Histogram Display Block.  
In this way, the content of all the 256 counters are separately stored in the register in each successive clock cycles 
and gets displayed in each clock cycle.  After all the peak amplitudes of the gray levels are displayed, the graycount 
variable contains the value 256. The comparator output is ‘1’ and no operation is performed. It indicates the end of 
the histogram display process. 
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Fig. 2. Detailed architectural block diagram for generation of histogram. The various blocks used for this purpose are represented by dotted lines. 
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3. Experimental Results and Analysis 
The proposed histogram development architecture is applied to several grayscale test images of size (256 x 256) 
as shown in Fig. 3. The test images include Cameraman, MRI Scan, CT Scan, X-Ray Scan and Military Image.  
Xilinx ISE Design Suite 14.7 has been utilized to realize the architecture and obtain the histogram information of 
the Cameraman image of size (256 x 256) as shown in Fig. 4. The peak bin amplitudes of the first few gray levels (0 
to 21) is shown in Fig. 4(a) while that for the last few gray levels (234 to 255) is shown in Fig. 4(b). The peak 
amplitudes of the histogram corresponding to different gray levels are exactly similar to that obtained using Matlab 
as shown in Fig. 5. The Matlab workspace results for the peak bin amplitudes of the first few gray levels (1 to 21) is 
shown in Fig. 5(a) while that for the last few gray levels (234 to 255) is shown in Fig. 5(b). The top row in Fig. 5(a) 
and Fig. 5(b) corresponds to gray level values while the bottom row corresponds to bin amplitudes. 
a b c d e
Fig. 3. Different grayscale test images of size (256 x 256): (a) Cameraman; (b) MRI Scan; (c) CT Scan; (d) X-Ray Scan; (e) Military Image. 
  a 
  b 
Fig. 4. Timing simulation waveforms for histogram of image of size (256 x 256): (a) bin amplitudes for gray levels 0-21; (b) bin amplitudes                
for gray levels 234-255. 
 a 
 b 
Fig. 5. Matlab simulation workspace results for histogram of an image of size (256 x 256): (a) bin amplitudes for gray levels 1-21; (b) bin 
amplitudes for gray levels 234-255. 
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3.1. FPGA and Programmable SoC based Synthesis and Implementation Results 
In this experiment, FPGA based synthesis is performed using the device (XC7V2000T) of Virtex-7 family while 
PSoC based synthesis is performed using the device (XC7Z030) of Zynq family.  
The device utilization reports for FPGA and PSoC based designs are shown in Table 1 and Table 3 respectively. 
The percentage utilizations of slice registers, slice LUTs, bonded Input-Output Buffers (IOBs) and Global 
Buffers/Global Control Buffers (BUFG/BUFGCTRLs) for FPGA based design are lesser than that of the PSoC 
based design. The percentage utilization of fully used LUT-FF pairs for PSoC based design is smaller than that of 
the FPGA based design. From the device utilization summaries of FPGA and PSoC based designs given in Table 1 
and Table 3 respectively, it is observed that the device utilizations are low and practically realizable for both the 
implementations. From the timing summaries of the FPGA and PSoC based design presented in Table 2 and Table 4 
respectively, it can be noted that the maximum frequency of the PSoC based design is greater than that of the FPGA 
based design.  
                      Table 1. FPGA (Virtex 7 - XC7V2000T) based device utilization summary.   
Slice Logic Utilization Used Available Utilization 
Number of Slice registers 3,865 2,443,200 0 % 
Number of Slice LUTs 4,905 1,221,600 0 % 
Number of fully used LUT-FF pairs 3,811 4,959 76 % 
Number of Bonded IOBs 26 850 3 % 
Number of BUFG/BUFGCTRLs 2 128 1 % 
       
   Table 2. FPGA (Virtex 7 - XC7V2000T) based timing summary.   
Parameter Value 
Speed Grade -1 
Minimum Period 2.715 ns 
Maximum Frequency 368.324 MHz 
Maximum output required time after clock 2.213 ns 
  Table 3. Programmable SoC (Zynq - XC7Z030) based device utilization summary.   
 Slice Logic Utilization Used Available Utilization 
Number of Slice registers 3,865 1,57,200 2 % 
Number of Slice LUTs 4,903 78,600 6 % 
Number of fully used LUT-FF pairs 3,771 4,989 75 % 
Number of Bonded IOBs 26 250 10 % 
Number of BUFG/BUFGCTRLs 2 32 6 % 
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  Table 4. Programmable SoC (Zynq - XC7Z030) based timing summary.   
 Parameter Value 
Speed Grade -1 
Minimum Period 2.706 ns 
Maximum Frequency 369.549 MHz 
Maximum output required time after clock 2.187 ns 
4. Applicability of the Proposed Architecture 
 The histogram development architecture as explained in this paper can be used to detect several drawbacks 
occurring during image capturing, such as underexposure or overexposure. This may be accomplished by 
embedding an on-chip histogram generation architecture module in any image capturing device such as digital 
camera and smartphone. Moreover, it can also be verified whether the image sensor of the image capturing device is 
underexposed or overexposed. As the histogram is generated almost instantly, there is no need to store it in another 
device for analysis purpose. Thus the anomalies during image capturing can be readily addressed and corrected. This 
is of vital importance in medical and military applications where a slight delay can prove to be very costly.  
5. Conclusions and Future Scope 
In this paper the proposed histogram generator architecture can generate the same histogram of any grayscale 
image of size (256 x 256) as obtained by using simulation tools like Matlab with 100 % accuracy. The re-
configurability feature of FPGA and PSoC based implementation of the proposed hardware architecture has a clear 
advantage over software implementations. If one wants to edit any feature of the histogram, the associated software 
tool must be installed in the device whereas the hardware implementation requires only reconfiguring the chip to 
cater to the need. The software implementations of histograms need compatible processors which must be installed 
in the specific device but this hardware architecture is independent of such constraints. The power consumption of 
the hardware architecture is 647mW for PSoC and 1.21W for FPGA. The hardware realization is also more 
economical than that of its software counterpart for mass production since the cost of buying software license is not 
required. In future, the architecture can be used in development of image watermarking architecture.  
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